REMARKS

Claims 1-9 and 11-20 are in the application. Claim 10 is cancelled by this amendment. Claims 16-20 have been withdrawn in view of a restriction requirement.

By this amendment, claims 6 and 11 have been amended to correct minor typographical errors. Claim 9 has been amended to more particularly set out applicants' invention. FIG. 5 and paragraph [0036] support the changes to claim 9.

Applicants believe that this amendment places the application in better form for allowance or consideration on appeal, and respectfully request its admission.

Response to 35 U.S.C. §103 Rejections

Claims 1-4, 6-13, and 15 were rejected under 35 U.S.C. §103 as being obvious over Wang et al., USP 6,365,924 (hereinafter "Wang") in view of Mori, USP 4,246,594 (hereinafter "Mori"). This rejection is respectfully traversed in view of the amendments and remarks presented hereinafter.

Claim 1 calls for a high frequency integrated circuit structure comprising a body of semiconductor material having a plurality of isolated active regions. The body semiconductor material has a first conductivity type. Internal circuitry is formed in a first active region. A second active region comprising a buried layer of a second conductivity type is formed over the body of semiconductor material and a first semiconductor layer of the second conductivity type is formed over the buried layer. The first semiconductor layer has a lower dopant concentration than the buried layer.

A first silicon controlled rectifier device is formed in the second active region. The first silicon controlled rectifier device comprises a first well region of the first conductivity type formed in the first semiconductor layer, a first doped region of the first conductivity type formed in the first well region, the buried layer, a second well region of the first conductivity type formed in the first semiconductor layer and spaced apart from the first well region, and a second doped region of the second conductivity type formed in the second well region.

A second silicon controlled rectifier device comprises the second well region, a third doped region of the first conductivity type formed in the second well region, the buried layer, the first well region, and a fourth doped region of the second conductivity type formed in the first well region.

The first and second silicon controlled rectifier devices are coupled to the internal circuitry and form an ESD structure for protecting the internal circuitry against positive and negative ESD stresses.

Applicants respectfully submit that Wang in view of Mori fails to make claim 1 obvious for the following reasons.

1. There is no motivation to combine the Wang and Mori references.

Applicants respectfully assert that there is no motivation to combine the two references. It is well accepted that obviousness can only be established by combining the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so. In re Fine, 837 F.2d 1071, 5

ONS00393 10/615,171

U.S.P.Q.2d 1596 (Fed. Cir. 1988). Specifically, the Wang reference teaches a CMOS implementation (see column 4, line 31) of a dual direction SCR device, while the Mori reference teaches a conventional bipolar implementation of a stand alone unidirectional SCR switch. Moreover, Wang does not suggest that his device is suitable for a bipolar implementation, and Mori does not suggest that his device is suitable for a CMOS implementation.

Additionally, Mori's SCR structure is not symmetrical and thus is not conducive to forming an ESD structure for protecting internal circuitry against positive and negative ESD stresses. Specifically, Mori's structure places an individual SCR in each cell, and these SCR's comprise individual and isolated PNPN devices (regions 14, 18, 20, and 22), which are not symmetrical as evident in FIG. 3a.

In response to the Examiner's statement that there is sufficient motivation to combine because "both references still teach SCR devices" is not convincing because it ignores the key differences between the references set forth above. Obvious to try is not an accepted standard.

Absent applicants' invention as a roadmap to motivate the combination, applicants respectfully submit that there is no motivation to combine the references, and the obviousness rejection should be withdrawn.

2. The combination of Wand and Mori still does not make claim 1 obvious.

Assuming arguendo that there is motivation to combine the two references, the combination of Wang and Mori still does not make claim 1 obvious for several reasons.

Specifically, claim 1 calls for the first and second well regions to be of one conductivity type, and the buried layer

to be of a second conductivity type. In Mori, his buried layer is the same conductivity type as his well region 14.

Additionally, since Mori's device is unidirectional, he uses individual or separate buried layers for each device, and there is no suggestion of one buried layer being part of two devices as called for in claim 1. In fact, it is clear from Mori's FIG. 3a that his individual devices are separated by a large resistance R₈.

Furthermore, the teaching of Mori would suggest at best placing a buried layer below Wang's diffused N-Well 116, and thus, it would not even be part of the two SCR devices as called for in claim 1. It would simply lower resistance as taught in the Mori reference. Applicants further submit that this is not a minor difference because with their implementation with the buried layer being part of the SCR devices, the buried layer provides, among other things, a relatively high holding voltage, which allows applicants' structure to overcome deficiencies of prior art structure like Wang's, which have a tendency to remain in a clamped "on" state when parasitic triggering events occur (see paragraphs [0027] and [0040] in applicants' specification).

3. The combination of Wang and Mori would destroy or impair the intended function of the Wang device.

It is further accepted that a prima facie case of obviousness cannot be properly made if a proposed modification or combination would destroy or impair the function of the device disclosed in a reference. In reGordon, 733 F.2d 900, 221 U.S.P.Q. 1125 (Fed. Cir. 1984). Since Wang's structure is specifically shown as a CMOS implementation, isolation in conventional CMOS technology is achieved by the fact that the junction formed between the P-

substrate and the N-Well 116 is under a reverse bias high enough to isolate Wang's SCR. By adding a higher doped buried layer to Wang's structure, the reverse breakdown voltage between the P-substrate and N-Well 116 would be significantly lowered thereby destroying or impairing the isolation of the SCR device and thus, destroying or impairing functionality of Wang's device.

For the reasons set forth above, applicants respectfully submit that the combination of Wang and Mori fails to make claim 1 obvious.

Claims 2 and 3 depend from claim 1 and are believed allowable for at least the same reasons as claim 1.

Claim 4 depends from claim 2 and further calls for a deep contact trench extending from the first surface of the first semiconductor layer into the semiconductor wafer.

Claim 4 is believed allowable for the same reasons as claims 1 and 2. Additionally, claim 4 is believed allowable because neither reference teaches a trench contact. In Mori, diffused regions are taught. Moreover, Mori's diffused regions do not extend to his substrate 24 as called for in claim 4.

Claims 6 and 7 depend from claim 2 and are believed allowable for at least the same reasons as claim 2.

Claim 9 calls for a symmetrical SCR device comprising a semiconductor substrate of a first conductivity type. A first semiconductor layer of the first conductivity type is formed over the semiconductor substrate, wherein the first semiconductor layer has a lower dopant concentration than the semiconductor substrate. A second semiconductor layer of a second conductivity type is formed adjacent the first semiconductor layer. A third semiconductor layer of the second conductivity type is formed adjacent the second

ONS 00393 10/615,171

semiconductor layer, wherein the third semiconductor layer has a lower dopant concentration than the second semiconductor layer.

First and second wells comprising the first conductivity type are formed in the third semiconductor layer, wherein the first and second wells are spaced apart, and wherein the first and second well contact the second semiconductor layer. First and second doped regions are formed in the first well, wherein the first doped region comprises the first conductivity type and the second doped region comprises the second conductivity type, and wherein the first and second doped regions are coupled. Third and fourth doped regions are formed in the second well, wherein the third doped region comprises the first conductivity type and the fourth doped region comprises the second conductivity type, and wherein the third and fourth doped regions are coupled.

Applicants respectfully submit that Wang in view of Mori fails to make claim 9 obvious for several reasons. First, as stated in response to the rejection of claim 1, applicants maintain that there is no motivation to combine the Wang and Mori references.

However, assuming arguendo that there is motivation to combine the two references, the combination of Wang and Mori still does not make claim 9 obvious for several reasons. Specifically, claim 9 calls for the first and second well regions to be of a first conductivity type, and the second layer to be of a second conductivity type. In Mori, his equivalent second semiconductor layer is the same conductivity type as his well region 14.

Additionally, the teaching of Mori would suggest at best placing a buried or second semiconductor layer below

ONS00393 10/615,171

Wang's diffused N-Well 116, and thus, Wang's two P-base regions would not contact the second semiconductor layer as called for in claim 9. Applicants further submit that this is not a minor difference because with their implementation, the second semiconductor layer provides, among other things, a relatively high holding voltage, which allows applicants' structure to overcome deficiencies of prior art structure like Wang's, which have a tendency to remain in a clamped "on" state when parasitic triggering events occur (see paragraphs [0027] and [0040] in applicants' specification).

Thus, for at least these reasons, applicants respectfully submit that claim 9 is allowable.

Claims 11 and 15 depend from claim 9 and are believed allowable for at least the same reasons as claim 9.

Claims 5 and 14 were rejected under 35 U.S.C. §103 as being obvious over Wang in view of Mori, and further in view of Duvvury et al., USP 6,365,940. This rejection is respectfully traversed.

Applicants respectfully submit that the Duvvury reference does not make up the deficiencies of Wang and Mori as discussed above.

Claim 5 depends from claim 1 and thus, is believed allowable for at least the same reasons as claim 1.

Claim 14 depends from claim 9 and thus, is believed allowable for at least the same reasons as claim 9.

Claims 8 and 12 were rejected under 35 U.S.C. §103 as being obvious over Wang in view of Mori, and in further view of Pavier et al. This rejection is respectfully traversed.

ONS00393 10/615,171

Applicants respectfully submit that the Pavier reference does not make up for the deficiencies of Wang and Mori as discussed above.

Claim 8 depends from claim 1 and further calls for a deep isolation trench formed in the body of semiconductor material for isolating the ESD structure from the internal circuitry, wherein the deep isolation trench includes a dielectric layer. Applicants respectfully submit that claim 8 is allowable for the same reasons as claim 1. Additionally, applicants respectfully submit that absent applicants' invention as a roadmap, there is simply no motivation whatsoever to combine the Pavier reference with Wang and Mori. Specifically, Pavier is not dealing with ESD issues, nor he is dealing with SCR devices. applicants submit that claim 8 is allowable for this additional reason.

Claim 12 depends from claim 9 and is believed allowable for the same reasons as claim 9. Claim 12 further calls for a deep isolation trench extending from a surface of the third semiconductor layer into the semiconductor substrate. Applicants respectfully submit that claim 12 is allowable for the same reasons as claim 9. Additionally, applicants respectfully submit that absent applicants' invention as a roadmap, there is simply no motivation whatsoever to combine the Pavier reference with Wang and Mori. Specifically, Pavier is not dealing with ESD issues, nor he is dealing with SCR devices. Thus, applicants submit that claim 12 is allowable for this additional reason.

Claim 13 was rejected under 35 U.S.C. §103 as being obvious over Wang in view of Mori, and in further view of Norstrom et al. This rejection is respectfully traversed.

ONS00393 10/615.171

Applicants respectfully submit that the Norstrom reference does not make up for the deficiencies of Wang and Mori as discussed above.

Claim 13 depends from claim 9 and further calls for a deep contact trench extending from a surface of the third semiconductor layer into the semiconductor substrate. Claim 13 is believed allowable for the same reasons as claim 9. Additionally, applicants respectfully submit that absent applicants' invention as a roadmap, there is simply no motivation whatsoever to combine the Norstrom reference with Wang and Mori. Specifically, Norstrom is not dealing with ESD issues, nor he is dealing with SCR devices. Thus, applicants submit that claim 13 is allowable for this additional reason.

In view of all of the above, it is believed that the claims are allowable, and the case is in condition for allowance, which action is earnestly solicited.

If there are any remaining issues that the Examiner believes can be resolved by telephone conference, applicants' attorney respectfully requests that the Examiner contact him at 602.244.4885.

Respectfully submitted,

Evgueniy N. Stefanov et al.

Kevin B. Jackson

Attorney for Applicants

Reg. No. 38,502

Tel. (602) 244-4885

ON Semiconductor Intellectual Property Dept. P.O. Box 62890; M/D A700 Phoenix, AZ 85082-2890

Date: 2 March 2005